Published:2009/7/14 21:23:00 Author:May | From:SeekIC
Direct-coupled transistor logic flip-flop utilizes saturation in circuit with extreme simplicity. With silicon transistors, operation up to 150℃ is feasible. Saturation causes storage time delay that limits circuit speed. With germanium transistors, stray voltage signals of about 0.3 v can cause faulty performance.- Transistor Manual, Seventh Edition, General Electric Co., 1964, p 204.
Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Basic_Circuit/DCTL_FLIP_FLOP.html
Print this Page | Comments | Reading(3)
Code: