ZERO_SUPPRESSION

Published:2009/7/1 20:52:00 Author:May | From:SeekIC

Simple CMOS circuit using MC14011 quad two-input NAND gate and MC14558 IC provides zero suppression for multiplexed displays in which scanning is left to right for leading-zero suppression and right to left for trailing zeros. Article covers operation of circuit.-J. J. Roy, Eliminate Excess Zeros in Multiplexed Displays, EDN Magazine, Sept. 5, 1975, p 77.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Basic_Circuit/ZERO_SUPPRESSION.html

Print this Page | Comments | Reading(3)