100-nary counter circuit

Published:2011/6/9 21:19:00 Author:John | Keyword: 100-nary counter | From:SeekIC

Define the level of integration counter. 1 # chip is low (equivalent to one bit) and 2 # chip is high (the equivalent of ten). Start counting from the low bit and send the counting pulse CP into 1# (low) the CP terminal of integrated counter. B. Look for carrying signal. It is delivered from the injection terminal C. This is the process for counting from 0 to 9. When Q3Q2Q1Q0 reaches 1001（9）, high signal has been delivered. C. 74LS160 is the most effective integration counter for the CP’s rising edge. And the chip at high height requires a high level trigger with rising edge pulse in order to count triggering number.



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Signal_Processing/100_nary_counter_circuit.html

Print this Page | Comments | Reading(3)