CMOS_OSCILLATOR_1

Published:2009/7/9 1:48:00 Author:May | From:SeekIC

The common clock oscillator in Fig. 68-19A has two small problems: It might not, in fact, oscil-late if the transition regions of its two gates differ. If it does oscillate, it might sometimes oscillate at a slightly lower frequency than its equation predicts because of the fmite gain of the ftrst gate. If the circuit does work, oscillation occurs usually because both gates are in the package and, therefore, have logic thresholds only a few millivolts apart. The circuit in Fig. 68-19B resolves both prob-lems by adding a resistor and a capacitor. The R2/ C2 network provides hysteresis, thus delaying the onset of gate 1's transition until C1 has enough voltage to move gate 1 securely through its transi-tion region. When gate 1 is finally in its transition region, C2 provides positive feedback, thus rapidly moving gate 1 out of its transition region. The equations for the oscillator in Fig. 68-19B are:



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/Signal_Processing/Oscillator_Circuit/CMOS_OSCILLATOR_1.html

Print this Page | Comments | Reading(3)