Position: Home  > All Categories> Integrated Circuits (ICs) > CY2SSTV857-32

CY2SSTV857-32

Features: • Operating frequency: 60 MHz to 230 MHz• Supports 400-MHz DDR SDRAM• 10 differential outputs from one differential input• Spread-Spectrum-compatible• Low jitter (cycle-to-cycle): < 75• Very low skew: < 100 ps• Power management control inpu...

product image

CY2SSTV857-32 Picture
See larger image
SeekIC No. : 004319309 Detail

CY2SSTV857-32: Features: • Operating frequency: 60 MHz to 230 MHz• Supports 400-MHz DDR SDRAM• 10 differential outputs from one differential input• Spread-Spectrum-compatible• Low jit...

CY2SSTV857-32 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
CY2SSTV857-32
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/26

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Operating frequency: 60 MHz to 230 MHz
• Supports 400-MHz DDR SDRAM
• 10 differential outputs from one differential input
• Spread-Spectrum-compatible
• Low jitter (cycle-to-cycle): < 75
• Very low skew: < 100 ps
• Power management control input
• High-impedance outputs when input clock < 20 MHz
• 2.6V operation
• Pin-compatible with CDC857-2 and -3
• 48-pin TSSOP and 40 QFN package
• Industrial temperature of 40°C to 85°C
• Conforms to JEDEC DDR specification


Pinout

Connection Diagram


Specifications

Input Voltage Relative to VSS:...............................VSS 0.3V
Input Voltage Relative to VDDQ or AVDD: ...........VDDQ + 0.3V
Storage Temperature: ................................65°C to + 150°C
Operating Temperature: ................................40°C to +85°C
Maximum Power Supply: ................................................3.5V
This device contains circuitry to protect the inputs against
damage due to high static voltages or electric field; however,
precautions should be taken to avoid application of any
voltage higher than the maximum rated voltages to this circuit.
For proper operation, Vin and Vout should be constrained to the
range:
VSS < (Vin or Vout) < VDDQ.
Unused inputs must always be tied to an appropriate logic
voltage level (either VSS or VDDQ).


Description

The CY2SSTV857-32 is a high-performance, low-skew, low-jitter zero-delay buffer designed to distribute differential clocks in high-speed applications. The CY2SSTV857-32 generates ten differential pair clock outputs from one differential pair clock input. In addition, the CY2SSTV857-32 features differential feedback clock outpts and inputs. This allows the CY2SSTV857-32 to be used as a zero delay buffer.

When used as a zero delay buffer in nested clock trees, the CY2SSTV857-32 locks onto the input reference and translates with near-zero delay to low-skew outputs.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Soldering, Desoldering, Rework Products
TGK-900M-B
TGK-900M-1.6D
RF and RFID
X3C26P1-30S
1P620S
Cable Assemblies
CS1W-CN114
XW2Z-500T
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Filters
PICO2205A
PICO2204A
Test Equipment
TOP853
TOP2005
View more