Features: • Operating frequency: 125 MHz to 500 MHz• Supports DDRII SDRAM• 1 to 10 differential clock buffer (SSTL_18)• Spread-Spectrum-compatible• Low jitter (cycle-to-cycle): 40 ps• Very low output-to-output skew: 40 ps• Auto power-down feature when inpu...
CY2SSTU877: Features: • Operating frequency: 125 MHz to 500 MHz• Supports DDRII SDRAM• 1 to 10 differential clock buffer (SSTL_18)• Spread-Spectrum-compatible• Low jitter (cycle-to...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Operating frequency: DC to 500 MHz• Supports DDRII SDRAM• Two operat...
Features: • Differential clock inputs up to 280 MHz• Supports LVTTL switching levels o...
Parameter |
Description | Condition |
Min. |
Max. |
Unit |
VIN |
Input Voltage Range |
0.5 |
VDDQ + 0.5 |
V | |
VOUT |
Output Voltage Range |
0.5 |
VDDQ + 0.5 |
V | |
TS |
Storage Temperature |
65 |
150 |
°C | |
VCC, AVCC |
Supply Voltage Range |
0.5 |
2.5 |
V | |
IIK |
Input Clamp Current |
50 |
50 |
mA | |
IOK |
Output Clamp Current |
50 |
50 |
mA | |
IO |
Continuous Output Current |
50 |
50 |
mA | |
Continuous Current through VDD/GND |
100 |
100 |
mA |
The CY2SSTU877 is a high-performance, low-skew, low-jitter zero delay buffer designed to distribute differential clocks in high-speed applications.
This phase-locked loop (PLL) clock buffer is designed for a VDD of 1.8V, an AVDD of 1.8V and SSTL18 differential data input and output levels. This device is a zero delay buffer that distributes a differential clock input pair (CK, CK#) to ten differential pair of clock outputs (Y[0:9], Y#[0:9]) and one differential pair of feedback clock outputs (FBOUT, FBOUT#).
The input clocks (CK, CK#), the feedback clocks (FBIN, FBIN#), the LVCMOS (OE, OS), and the analog power input (AVDD) control the clock outputs.
The PLL in the CY2SSTU877 clock driver uses the input clocks (CK, CK#) and the feedback clocks (FBIN, FBIN#) to provide high-performance, low-skew, low-jitter output differential clocks (Y[0:9], Y#[0:9]). The CY2SSTU877 is also able to track Spread Spectrum Clocking (SSC) for reduced EMI.
When AVDD is grounded, the PLL is turned off and bypassed for test purposes. When both clock signals (CK, CK#) are logic low, the device will enter a low-power mode. An input logic detection circuit on the differential inputs, independent from the input buffers, will detect the logic low level and perform a low-power state where all outputs, the feedback, and the PLL are OFF. When the inputs transition from both being logic low to being differential signals, the PLL will be turned back on, the inputs and outputs will be enabled and the PLL will obtain phase lock between the feedback clock pair (FBIN, FBIN#) and the input clock pair (CK, CK#) within the specified stabilization time tL.