DS99R105 General Description
DS99R105 Maximum Ratings
Supply Voltage (VDD) ..........................................−0.3V to +4V
LVCMOS/LVTTL Input Voltage .................−0.3V to (VDD +0.3V)
LVCMOS/LVTTL Output Voltage...............−0.3V to (VDD +0.3V)
LVDS Receiver Input Voltage............................. −0.3V to 3.9V
LVDS Driver Output Voltage ...............................−0.3V to 3.9V
LVDS Output Short Circuit Duration............................... 10 ms
Junction Temperature................................................ +150°C
Storage Temperature ..................................−65°C to +150°C
Lead Temperature
(Soldering, 4 seconds) ................................................+260°C
Maximum Package Power Dissipation Capacity Package
De-rating:
48L TQFP 1/JA °C/W above .........................................+25°C
DS99R105
JA ...............................................45.8 (4L*); 75.4 (2L*) °C/W
JC........................................................................... 21.0°C/W
DS99R106
JA ................................................45.4 (4L*); 75.0 (2L*)°C/W
JC............................................................................ 21.1°C/W
48L LLP 1/JA °C/W above ............................................+25°C
DS99R105
JA................................................... 28 (4L*); 79.1 (2L*) °C/W
JC............................................................................... 3.7°C/W
DS99R106
JA..................................................... 28 (4L*); 79.1 (2L*)°C/W
JC ............................................................................. 3.71°C/W
*JEDEC
ESD Rating (HBM) ............................................................±8 kV
DS99R105 Features
` 3 MHz40 MHz clock embedded and DC-Balancing 24:1
and 1:24 data transmissions
` Capable to drive shielded twisted-pair cable
` User selectable clock edge for parallel data on both
Transmitter and Receiver
` Internal DC Balancing encode/decode Supports ACcoupling
interface with no external coding required
` Individual power-down controls for both Transmitter and Receiver
` Embedded clock CDR (clock and data recovery) on
Receiver and no external source of reference clock needed
` All codes RDL (random data lock) to support livepluggable applications
` LOCK output flag to ensure data integrity at Receiver side
` Balanced TSETUP/THOLD between RCLK and RDATA on Receiver side
` PTO (progressive turn-on) LVCMOS outputs to reduce
EMI and minimize SSO effects
` All LVCMOS inputs and control pins have internal pulldown
` On-chip filters for PLLs on Transmitter and Receiver
` Integrated 100 input termination on Receiver
` 4 mA Receiver output drive
` 48-pin TQFP and 48-pin LLP packages
` Pure CMOS .35 m process
` Power supply range 3.3V ± 10%
` Temperature range 0°C to +70°C
` 8 kV HBM ESD tolerance
Map list: ABCDEFGHIJKLMNOPQRSTUVWXYZ 0123456789All