GAL20LV8 Selling Leads, Price trend, GAL20LV8 DataSheet download, circuit diagram from SeekIC.com

Features: • HIGH PERFORMANCE E2CMOS® TECHNOLOGY - 3.5 ns Maximum Propagation Delay - Fmax = 250 MHz - 2.5 ns Maximum from Clock Input to Data Output - UltraMOS® Advanced CMOS Technology - TTL-Compatible Balanced 8mA Output Drive• 3.3V LOW VOLTAGE 20V8 ARCHITECTURE - JEDEC-Compa...

See larger image

SeekIC No. : 004347103 Detail

GAL20LV8: Features: • HIGH PERFORMANCE E2CMOS® TECHNOLOGY - 3.5 ns Maximum Propagation Delay - Fmax = 250 MHz - 2.5 ns Maximum from Clock Input to Data Output - UltraMOS® Advanced CMOS Technolog...

GAL20LV8 Data Sheet

Get Latest Price

Part Number:: GAL20LV8
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/4/22

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

• HIGH PERFORMANCE E2CMOS^® TECHNOLOGY
   - 3.5 ns Maximum Propagation Delay
   - Fmax = 250 MHz
   - 2.5 ns Maximum from Clock Input to Data Output
   - UltraMOS^® Advanced CMOS Technology
   - TTL-Compatible Balanced 8mA Output Drive
• 3.3V LOW VOLTAGE 20V8 ARCHITECTURE
   - JEDEC-Compatible 3.3V Interface Standard
   - 5V Compatible Inputs
• ACTIVE PULL-UPS ON ALL PINS
• E² CELL TECHNOLOGY
   - Reconfigurable Logic
   - Reprogrammable Cells
   - 100% Tested/100% Yields
   - High Speed Electrical Erasure (<100ms)
   - 20 Year Data Retention
• EIGHT OUTPUT LOGIC MACROCELLS
   - Maximum Flexibility for Complex Logic Designs
   - Programmable Output Polarity
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
   - 100% Functional Testability
• APPLICATIONS INCLUDE:
   - Glue Logic for 3.3V Systems
   - DMA Control
   - State Machine Control
   - High Speed Graphics Processing
   - Standard Logic Speed Upgrade
• ELECTRONIC SIGNATURE FOR IDENTIFICATION

Pinout

Connection Diagram

Specifications

Supply voltage V_CC ................................... 0.5 to +4.6V
Input voltage applied ................................ 0.5 to +5.6V
I/O voltage applied ................................... 0.5 to +4.6V
Off-state output voltage applied ............... 0.5 to +4.6V
Storage Temperature ................................. 65 to 150
Ambient Temperature with
   Power Applied ......................................... 55 to 125

1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to
   the device. These are stress only ratings and functional operation of the device at these or at any other
   conditions above those indicated in the operational sections of this specification is not implied (while
   programming, follow the programming specifications).

Description

The GAL20LV8D, at 3.5 ns maximum propagation delay time, provides the highest speed performance available in the PLD market. The GAL20LV8D is manufactured using Lattice Semiconductor's advanced 3.3V E²CMOS process, which combines CMOS with Electrically Erasable (E²) floating gate technology. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.

The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL20LV8D are the PAL architectures listed in the table of the macrocell description section. GAL20LV8D devices are capable of emulating any of these PAL architectures with full function/fuse map compatibility.

Unique test circuitry and reprogrammable cells of GAL20LV8 allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

GAL20LV8

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Test Equipment(3237)

Static Control, ESD, Clean Room Products(496)

Cable Assemblies(5)

Filters(263)

RF and RFID(1780)

Batteries, Chargers, Holders(975)