Position: Home  > All Categories> Integrated Circuits (ICs) > GS8150V18

GS8150V18

Features: • Register-Register Late Write mode, Pipelined Read mode• 1.8 V +150/100 mV core power supply• 1.5 V or 1.8 V HSTL Interface• ZQ controlled programmable output drivers• Dual Cycle Deselect• Fully coherent read and write pipelines• Byte write oper...

product image

GS8150V18 Picture
See larger image
SeekIC No. : 004355780 Detail

GS8150V18: Features: • Register-Register Late Write mode, Pipelined Read mode• 1.8 V +150/100 mV core power supply• 1.5 V or 1.8 V HSTL Interface• ZQ controlled programmable output driv...

GS8150V18 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
GS8150V18
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/2

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Register-Register Late Write mode, Pipelined Read mode
• 1.8 V +150/100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• ZQ controlled programmable output drivers
• Dual Cycle Deselect
• Fully coherent read and write pipelines
• Byte write operation (9-bit bytes)
• Differential HSTL clock inputs, K and K
• Asynchronous output enable
• Sleep mode via ZZ
• IEEE 1149.1 JTAG-compliant Serial Boundary Scan
• JEDEC-standard 119-bump BGA package
• Pb-Free 119-bump BGA package available


Specifications

Symbol Description Value Unit
VDD Voltage on VDD Pins 0.5 to2.5 V
VDDQ Voltage in VDDQ Pins 0.5 to VDD V
VI/O Voltage on I/O Pins 0.5 to VDDQ+0.5 ( 2.5 V max.) V
VIN Voltage on Other Input Pins 0.5 to VDDQ+0.5 (2.5 V max.) V
IIN Input Current on Any Pin +/100 mAdc
IOUT Output Current on Any I/O Pin +/100 mAdc
TJ Maximum Junction Temperature 125
TSTG Storage Temperature 55 to 125

Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.




Description

Because GS8150V18/36A are synchronous devices, address data inputs and read/write control inputs are captured on the rising edge of the input clock. Write cycles are internally selftimed and initiated by the rising edge of the clock input. GS8150V18 feature eliminates complex off-chip write pulse generation required by asynchronous SRAMs and simplifies input signal timing.

GS8150V18/36A support pipelined reads utilizing a risingedge- triggered output register. They also utilize a Dual Cycle Deselect (DCD) output deselect protocol.
GS8150V18/36A are implemented with high performance HSTL technology and are packaged in a 119-bump BGA.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Sensors, Transducers
GP2Y0D340K
PAN3509DH-TXWA
Switches
US32DMRJ
HBGQ22P-11ET
Cable Assemblies
CS1W-CN114
XW2Z-500T
Relays
WIMA MKP4 0.22UF 630V
WIMA MKP4 4.7UF 630VDC
Integrated Circuits (ICs)
TA8435H
1MB12-140
Boxes, Enclosures, Racks
ACLSN12
ACLJIC
View more