GS9000D

The GS9000D is a CMOS integrated circuit specifically designed to deserialize SMPTE 259M serial digital signals at data rates up to 270Mb/s. The GS9000D is a pin and functional equivalent to the GS9000C, with the exception of SDI input levels which are compatible for direct interfacing to the GS7025, GS9025A and GS9035A.

The GS9000D incorporates a descrambler, serial to parallel convertor, sync processing unit, sync warning unit and automatic standards select circuitry.

Differential pseudo-ECL inputs for both serial clock and data are internally level shifted to CMOS levels. Digital outputs of GS9000D such as parallel data, parallel clock, HSYNC, Sync Warning and Standard Select are all TTL compatible. The GS9000D is packaged in a 28 pin PLCC and operates from a single 5 volt, ±5% power supply.