Features: ` All outputs have equivalent 26 series resistors, so no external resistors are required.` Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.PinoutSpecifications Item Symbol Ratings Unit Conditions Supply voltage VCC 0.5 to ...
HD74ALVCHR162269A: Features: ` All outputs have equivalent 26 series resistors, so no external resistors are required.` Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.PinoutSpeci...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Item |
Symbol |
Ratings |
Unit |
Conditions |
Supply voltage |
VCC |
0.5 to 4.6 |
V |
|
Input voltage *1,2 |
VI |
0.5 to 4.6 |
V |
Except I/O ports |
0.5 to VCC +0.5 |
I/O ports | |||
Output voltage *1,2 |
VO |
0.5 to VCC +0.5 |
V |
|
Input clamp current |
IIK |
-50 |
mA |
VI < 0 |
Output clamp current |
IOK |
±50 |
mA |
VO<0 or VO>VCC |
Continuous output current |
IO |
±50 |
mA |
VO = 0 to VCC |
Continuous current through |
ICC or IGND |
±100 |
mA |
|
Maximum power dissipation at Ta = 55°C (in still air)*3 |
PT |
1 |
W |
TSSOP |
Storage temperature |
Tstg |
65 to 150 |
°C |
Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum power dissipation is calculated using a junction temperature of 150°C and board trace length of 750 mils.
The HD74ALVCHR162269A is a 12-bit to 24-bit registered bus exchanger, which is intended for applications where two separate ports must be multiplexed onto, or de-multiplexed from, a single port. HD74ALVCHR162269A is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors. The HD74ALVCHR162269A is designed specifically for low voltage (from 2.5 V to 3.3 V) VCC operation. Data is stored in the internal B-port registers on the low to high transition of the CLK input, provided that the appropriate CLKENA inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B-port. For data transfer in the B to A direction, a single storage register is provided. The SEL line selects 1B or 2B data for the A outputs.
The HD74ALVCHR162269A register on the A output permits the fastest possible data transfer, thus extending the period that the data will be valid on the bus. The control pins are registered so that all transactions are synchronous with the clock. Data flows is controlled by the active low output enables (OEA, OEB1, OEB2).Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. All outputs of HD74ALVCHR162269A are designed to sink up to 12 mA, include 26 W resistors to reduce overshoot and undershoot.