Flip Flops Octal D-Type Flip-Flop w/Clear
SN74LV273ADWE4: Flip Flops Octal D-Type Flip-Flop w/Clear
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
| Number of Circuits : | 8 | Logic Family : | 74LV | ||
| Logic Type : | D-Type Flip-Flop | Polarity : | Non-Inverting | ||
| Input Type : | Single-Ended | Output Type : | Single-Ended | ||
| Propagation Delay Time : | 22.1 ns | High Level Output Current : | - 12 mA | ||
| Low Level Output Current : | 12 mA | Supply Voltage - Max : | 5.5 V | ||
| Maximum Operating Temperature : | + 85 C | Mounting Style : | SMD/SMT | ||
| Package / Case : | SOIC-20 | Packaging : | Tube |
The SN74LV273ADWE4 is one member of the SN74LV273A series.These devices are positive-edge-triggered flip-flops with direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.
Features of the SN74LV273ADWE4 are:(1)2-V to 5.5-V Vcc operation; (2)Max tpd of 10.5 ns at 5 V; (3)typical VOLP (output ground bounce)<0.8 V at VCC = 3.3 V, TA = 25; (4)typical VOHV (output voh undershoot)>2.3 V at VCC = 3.3 V, TA = 25; (5)Ioff supports partial-power-down mode operation; (6)support mixed-mode voltage operation on all ports; (7)latch-up performance exceeds 250 mA per JESD 17.
The absolute maximum ratings of the SN74LV273ADWE4 can be summarized as:(1)supply voltage range:-0.5 V to 7 V;(2)input voltage range:-0.5 V to 7 V;(3)voltage range applied to any output in the high-impedance or power-off state:-0.5 to 7V;(4)input clamp current:-20mA;(6)storage temperature range:-65 to 150.Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
| Technical/Catalog Information | SN74LV273ADWE4 |
| Vendor | Texas Instruments |
| Category | Integrated Circuits (ICs) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SOIC (7.5mm Width) |
| Function | Master Reset |
| Number of Bits per Element | 8 |
| Number of Elements | 1 - Single |
| Current - Output High, Low | 12mA, 12mA |
| Output Type | Non-Inverted |
| Trigger Type | Positive Edge |
| Type | D-Type Bus |
| Packaging | Tube |
| Operating Temperature | -40°C ~ 85°C |
| Delay Time - Propagation | 4.8ns |
| Frequency - Clock | 205MHz |
| Voltage - Supply | 2 V ~ 5.5 V |
| Drawing Number | 296; 4040000-4; DW; 20 |
| Lead Free Status | Lead Free |
| RoHS Status | RoHS Compliant |
| Other Names | SN74LV273ADWE4 SN74LV273ADWE4 |