Specifications SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED) Parameter Symbol Test Conditions SimulatedData MeasuredData Unit Static Gate Threshold Voltage VGS(th) VDS = VGS, ID =- 250 A 2 V On-State Drain Currenta ID(on) VDS = -5 V, VGS = -10 V 104 A Drain...
SUD19P06-60L: Specifications SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED) Parameter Symbol Test Conditions SimulatedData MeasuredData Unit Static Gate Threshold Voltage VGS(th) VDS = VGS...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED) | |||||
Parameter | Symbol | Test Conditions | Simulated Data |
Measured Data |
Unit |
Static | |||||
Gate Threshold Voltage | VGS(th) | VDS = VGS, ID =- 250 A | 2 | V | |
On-State Drain Currenta | ID(on) | VDS = -5 V, VGS = -10 V | 104 | A | |
Drain-Source On-State Resistancea | rDS(on) | VGS = -10 V, ID = -10 A | 0.047 | 0.047 | Ω |
VGS = -10 V, ID =-10 A, TJ = 125°C | 0.083 | ||||
VGS = -10 V, ID = -10A, TJ = 175°C | 0.102 | ||||
VGS = −4.5 V, ID = −5 A | 0.060 | 0.061 | |||
Forward Transconductance a | gfs |
VGS = -15V, ID =-10 A |
20 | 22 |
S |
Forward Voltagea | VSD | IS = -10 A, VGS = 0 V | -0.87 | -1 | V |
Dynamicb | |||||
Input Capacitance | Ciss | VGS = 0 V, VDS = -25 V, f = 1 MHz | 1430 | 1140 | pF |
Output Capacitance | Coss | 130 | 130 | ||
Reverse Transfer Capacitance | Crss | 84 | 90 | ||
Total Gate Chargec | Qg | VDS = -30 V, VGS = -10 V, ID = -10 A | 25 | 26 | nC |
Gate-Source Chargec | Qgs | 4.5 | 4.5 | ||
Gate-Drain Chargec | Qgd | 7 | 7 |
The attached spice model describes the typical SUD19P06-60L electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the −55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance of SUD19P06-60L is best fit at the gate bias near the threshold voltage.
A novel gate-to-drain feedback capacitance network of SUD19P06-60L is used to model the gate charge characteristics while avoiding convergence difficulties of the switched Cgd model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the SUD19P06-60L.