CYD04S18V

Features: • True dual-ported memory cells that allow simultaneous access of the same memory location• Synchronous pipelined operation• Organization of 1 Mbit, 2 Mbits, 4 Mbits and 9 Mbits devices• Pipelined output mode allows fast operation• 0.18-micron CMOS for optim...

product image

CYD04S18V Picture
SeekIC No. : 004320593 Detail

CYD04S18V: Features: • True dual-ported memory cells that allow simultaneous access of the same memory location• Synchronous pipelined operation• Organization of 1 Mbit, 2 Mbits, 4 Mbits and ...

floor Price/Ceiling Price

Part Number:
CYD04S18V
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/3/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• True dual-ported memory cells that allow simultaneous
   access of the same memory location
• Synchronous pipelined operation
• Organization of 1 Mbit, 2 Mbits, 4 Mbits and 9 Mbits devices
• Pipelined output mode allows fast operation
• 0.18-micron CMOS for optimum speed and power
• High-speed clock to data access
• 3.3V low power
- Active as low as 225 mA (typ)
- Standby as low as 55 mA (typ)
• Mailbox function for message passing
• Global master reset
• Separate byte enables on both ports
• Commercial and industrial temperature ranges
• IEEE 1149.1-compatible JTAG boundary scan
• 256-ball FBGA (1 mm pitch)
• Counter wrap-around control
- Internal mask register controls counter wrap-around
- Counter-interrupt flags to indicate wrap-around
- Memory block retransmit operation
• Counter readback on address lines
• Mask register readback on address lines
• Dual Chip Enables on both ports for easy depth expansion
• Seamless migration to next-generation dual-port family



Specifications

(Above which the useful life may be impaired. For user guidelines,
not tested.)
Storage Temperature ................................. 65°C to +150°C
Ambient Temperature with
Power Applied............................................. 55°C to +125°C
Supply Voltage to Ground Potential ............... 0.5V to +4.6V
DC Voltage Applied to
Outputs in High-Z State...........................0.5V to VDD +0.5V
DC Input Voltage..............................0.5V to VDD + 0.5V[25]
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage.......................................... .> 2000V
(JEDEC JESD22-A114-2000B)
Latch-up Current.....................................................> 200 mA



Description

The FLEx18™ family,for instance CYD04S18V includes 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3.3V CMOS. Two ports are provided, permitting independent, simultaneous access to any location in memory. The result of writing to the same location by more than one port at the same time is undefined. Registers on control, address, and data lines allow for minimal set-up and hold time.

During a Read operation, data is registered for decreased cycle time. Each port contains a burst counter on the input address register. After externally loading the counter with the initial address, the counter will increment the address internally (more details to follow). The internal Write pulse width is independent of the duration of the R/W input signal. The internal Write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on CE0 or LOW on CE1 for one clock cycle will power down the internal circuitry to reduce the static power consumption. One cycle with chip enables asserted is required to reactivate the outputs.

Additional features include: readback of burst-counter internal address value on address lines, counter-mask registers to control the counter wrap-around, counter interrupt (CNTINT) flags, readback of mask register value on address lines, retransmit functionality, interrupt flags for message passing, JTAG for boundary scan, and asynchronous Master Reset (MRST).

The CYD09S18V device in this family has limited features. Please see Address Counter and Mask Register Operations of the CYD04S18V on page 5 for details.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Optoelectronics
Programmers, Development Systems
Memory Cards, Modules
Power Supplies - External/Internal (Off-Board)
RF and RFID
Soldering, Desoldering, Rework Products
View more