Features: • Bus specificationsBasic bus cycle: 25 ns (when CPU clock = 40 MHz)Logical address space: 4 Gbytes linearExternal extended area: Maximum 4 MbytesExternal data bus: 16 bits• Implementation: Five-stage pipelined processing• CPU core internally configured in 32 bits•...
32172: Features: • Bus specificationsBasic bus cycle: 25 ns (when CPU clock = 40 MHz)Logical address space: 4 Gbytes linearExternal extended area: Maximum 4 MbytesExternal data bus: 16 bits• Im...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The microcomputer contains two blocks of TOM timers which are designed to reduce software load during motor control. This section explains an example for using TOM0 in motor control applications.
The three-phase motor control waveforms start TOM0 according to the TOM0 startup timing at a fixed period of 20 kHz generated by TID0. By using the TOM0's internal single-shot PWM function,the output waveform can easily be configured because the waveform data only needs to be stored at the necessary rewrite timing. The H and L transistor short-circuiting prevention time can be accomplished by changing the TOM0 setup time in software. Up to 8-phase motors can be controlled by a combined use of TID and TOM.
Symbol | Parameter | Condition | Rated Value | Unit |
VCCI | Internal Logic Power Supply Voltage |
VDDVCCFVCC=OSC-VCC | -0.3 to 4.2 | V |
VDD | RAM Power Supply Voltage | VDDVCCIFVCC=OSC-VCC | -0.3 to 4.2 | V |
OSC-VCC | PLL Power Supply Voltage | VDDVCCIFVCC=OSC-VCC | -0.3 to 4.2 | V |
FVCC | Flash Power Supply Voltage | VDDVCCIFVCC=OSC-VCC | -0.3 to 4.2 | V |
VCCE | External I/O Buffer Voltage | VCCEAVCC VREF | -0.3 to 6.5 | V |
AVCC | Analog Power Supply Voltage |
VCCEAVCC VREF | -0.3 to 6.5 | V |
VREF | Analog Reference Voltage | VCCEAVCCVREF | -0.3 to 6.5 | V |
VI | Xin, VCNT | -0.3 -OSC-VCC+0.3 | V | |
Other | -0.3 -VCCE+0.3 | V | ||
VO | Xout | -0.3 -OSC-VCC+0.3 | V | |
Other | -0.3 -VCCE+0.3 | V | ||
Pd | Power Dissipation | Ta=-40 to-85 | 600 | mW |
Ta=-40 to-125 | 500 | mW | ||
TOPR | Operating Ambient Temperature (Note 1) |
-40 - 125 | ||
Tstg | Storage Temperature | -65 - 150 |
Note: This does not guarantee that the device will operate continuously at 125°C. If your application system is intended to operate at 125°C, please consult Mitsubishi.
32172 An interrupt from any internal peripheral I/O is accepted when its priority level is found to be higher than the IMASK value by comparing its ILEVEL set value in the Interrupt Control Register and the Interrupt Mask Register's IMASK value. However, if multiple interrupt requests occur at the same time, their priority is resolved following the procedure described below to determine which interrupt request to accept.
· Compare the ILEVEL values set with the Interrupt Control Registers for the respective internal peripheral I/Os
· If the ILEVEL values are the same, use the predetermined hardware priority to arbitrate
· Compare the ILEVEL and the IMASK values
When multiple interrupt requests occur at the same time, their priority levels set with ILEVEL of the respective Interrupt Control Registers are compared to select the interrupt request with the highest priority. If the selected interrupt requests have the same ILEVEL value, they are arbitrated according to the fixed hardware priority. The ILEVEL of the finally selected interrupt request is compared with the IMASK value, and if its priority is higher than the IMASK value, an EI request for it is sent to the CPU.
Interrupt requests may be masked setting the Interrupt Mask Register and the Interrupt Control Register ILEVEL bits (level 7 disables interrupt) provided for each internal peripheral I/O, as well as setting the PSW Register IE bit.