Purchase GAL20V8, In-stock GAL20V8 From SeekIC.
MFG:LATTICE D/C:08+


Part Number: GAL20V8
MFG: LATTICE
D/C: 08+
Description: The GAL20V8C, at 5ns maximum propagation delay time, com- bines a high performance CMOS process with E...
MFG:LATTICE D/C:08+


MFG: LATTICE
D/C: 08+
Description: The GAL20V8C, at 5ns maximum propagation delay time, com- bines a high performance CMOS process with E...
The GAL20V8C, at 5ns maximum propagation delay time, com- bines a high performance CMOS process with Electrically Eras- able (E2 ) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and ef- ficiently.
The generic architecture provides maximum design flexibility by allowing the Output Logic Macrocell (OLMC) to be configured by the user. An important subset of the many architecture configura- tions possible with the GAL20V8 are the PAL
architectures listed in the table of the macrocell description section. GAL20V8 devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility.
Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and function- ality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.
GAL20V8
PDF/DataSheet Download








