Purchase SAA2023, In-stock SAA2023 From SeekIC, PDF Datasheet Download.

Part Number:
SAA2023
Category：
--
Vendor：
--
Package Cooled：
D/C：
Description：
The SAA2023 performs the drive processor function in the DCC system. This function i

Price Break
--
Unit Price
--
Extended Price
--

(All prices are in USD) Prices for reference only

Supplier

General Description

The SAA2023 performs the drive processor function in the DCC system. This function is built up of digital equalizer,
error correction and tape formatting functions. The digital equalizer is intended for use with DCC read amplifiers
TDA1318 or TDA1380. The tape formatting and error correction circuit is intended for use with PASC ICs SAA2003 and SAA2013, and write amplifiers TDA1319 or TDA1381.

Maximum Ratings

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_DD	supply voltage		tbf	tbf	V
V_I	input voltage	note 1	-0.5	V_DD + 0.5	V
I_I	input current		-10	+10	mA
V_O	output voltage		tbf	tbf	V
I_O	output current		-20	+20	mA
I_DD	supply current		-	100	mA
I_SS	supply current		-100	-	mA
P_tot	total power dissipation		-	500	mW
T_stg	storage temperature		-55	+150	°C
T_amb	operating ambient temperature		-40	+85	°C
V_es1	electrostatic handling	note 2	-2000	+2000	V
V_es2	electrostatic handling	note 3	-200	+200	V

Notes
1. The input voltage must not exceed maximum supply voltage unless otherwise specified.
2. Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.
3. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

Features

· Operating supply voltage: 4.5 to 5.5 V
· Low power dissipation: 260 mW at 5.0 V
· Single chip digital equalizer, tape formatting and error correction
· 8-bit flash analog-to-digital converter (ADC) for low symbol error rate
· Two switchable Infinite Impulse-Response (IIR) filter sections
· 10-tap Finite Impulse-Response (FIR) filter per main data channel, with 8 bit coefficients, identical for all main channels
· 10-tap FIR filter for the AUX channel
· Analog and digital eye outputs
· Interrupt line triggered by internal auxiliary envelope processing e.g. label, counter, and others
· Robust programmable digital PLL clock extraction unit
· Low power SLEEP mode
· Slew rate limited Electromagnetic Compatibility (EMC) friendly output
· Digital Compact Cassette (DCC) optimized error correction
· Programmable symbol synchronization strategy for tape input data
· Microcontroller control of capstan servo possible during playback and recording
· Frequency and phase regulation of capstan servo during playback
· Choice of Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM) types for system Random Access Memory (RAM)
· Scratch pad RAM for microcontroller in system RAM
· Integrated interface for Precision Adaptive Sub-band Coding (PASC) data bus
· Three wire microcontroller ‘L3’ interface
· Protection against invalid auxiliary data
· Seamless joins between recordings.